| 000 | 01770cam^a22004334a^4500 | ||
|---|---|---|---|
| 001 | UDM01000145589 | ||
| 003 | UDM | ||
| 005 | 20210531135539.0 | ||
| 008 | 130516s2003^^^^njua^^^^^b^^^^001^0^eng^^ | ||
| 020 |
_a0130338575 _q(case) |
||
| 020 |
_a9780130338570 _q(case) |
||
| 040 |
_aDLC _beng _cDLC _dBAKER _dBTCTA _dYDXCP _dSTF _dIG# _dOCLCQ _dS4S _dZWZ _dOCLCQ _dILU _dBDX _dOCLCQ _dUN@ |
||
| 082 | 0 | 4 |
_a621.3815 _bN418f 2003 |
| 100 | 1 |
_9252622 _aNekoogar, Farzad, _eautor |
|
| 245 | 1 | 0 |
_aFrom ASICs to SOCs : _ba practical approach / _cFarzad Nekoogar, Faranak Nekoogar. |
| 264 | 3 | 1 |
_aUpper Saddle River, NJ : _bPrentice Hall/Professional Technical Reference, _cc2003. |
| 300 |
_axxii, 188 páginas : _bilustraciones ; _c25 cm. |
||
| 336 |
_atexto _btxt _2rdacontent |
||
| 337 |
_ano mediado _bn _2rdamedia |
||
| 338 |
_avolumen _bnc _2rdacarrier |
||
| 490 | 0 | _aPrentice Hall modern semiconductor design series | |
| 504 | _aIncluye bibliografía. | ||
| 505 | 0 | _a1. Introduction -- 2. Overview of ASICs -- 3. SOC Design and Verification -- 4. Physical Design -- 5. Low-Power Design -- A. Low-Power Design Tools -- B. Open Core Protocol (OCP) -- C. Phase-Locked Loops (PLLs). | |
| 650 | 1 | 4 |
_95185 _aCircuitos integrados. |
| 700 | 1 |
_9252621 _aNekoogar, Faranak. _eautor |
|
| 830 | 0 |
_9572496 _aPrentice Hall modern semiconductor design series. |
|
| 856 |
_a_ _yTabla de contenido _uhttp://catdir.loc.gov/catdir/toc/fy043/2003043862.html |
||
| 942 |
_2ddc _cGEN |
||
| 991 |
_aC0 _bUN@ |
||
| 991 |
_aELEC _aPR13 _a000338438, Martha Salomé López de la Fuente. |
||
| 997 |
_aHZ _b00 _c20140722 _lUDM01 _h1029 |
||
| 998 |
_aBATCH _b00 _c20140911 _lUDM01 _h0535 |
||
| 999 |
_c133345 _d133345 |
||
| 900 | _aEYR | ||
| 900 | _aFME | ||
| 900 | _aMYM | ||
| 900 | _aDI | ||
| 900 | _aTC | ||